AccessMyLibrary provides FREE access to millions of articles from top publications available through your library.
ARM[R] Velocity(TM) DDR1 and DDR2 memory interface includes multiple sets of programmable on-die termination and output driver impedance control, with all terminations capable of achieving optimal impedance accuracy using ARM advanced dynamic calibrator circuits. Used for scaling power and performance in applications needing SDRAMs, interface operates at up to 800 Mbps and implements complete interface between SDRAM component and memory controller.
Velocity DDR Memory Interface Attains TSMC IP Quality Certification
CAMBRIDGE, England, December 19 -- ARM [(LSE:ARM; Nasdaq:ARMHY)] today announced the availability of the ARM(R) …